This is a Unique type of read through cycle implicitly resolved to your interrupt controller, which returns an interrupt vector. The 32-bit address field is disregarded. A person probable implementation should be to deliver an interrupt accept cycle on an ISA bus using a PCI/ISA bus bridge. You might have https://nathanlabsadvisory.com/iso-27001-information-security/